An optimised dynamic bottleneck dispatching policy for semiconductor wafer fabrication
Year of publication: |
2009
|
---|---|
Authors: | Zhang, Huai ; Jiang, Zhibin ; Guo, Chengtao |
Published in: |
International journal of production research. - London : Taylor & Francis, ISSN 0020-7543, ZDB-ID 160477-6. - Vol. 47.2009, 12 (15.6.), p. 3333-3343
|
Subject: | Engpass | Bottleneck | Halbleiterindustrie | Semiconductor industry | Scheduling-Verfahren | Scheduling problem | Halbleiter | Semiconductor | Mathematische Optimierung | Mathematical programming | Theorie | Theory |
-
Chang, Xiaokun, (2017)
-
Semiconductor wafer fabrication production planning using multi-fidelity simulation optimisation
Zhang, Fan, (2020)
-
Kim, Seung-kil, (2014)
- More ...
-
An optimised dynamic bottleneck dispatching policy for semiconductor wafer fabrication
Zhang, Huai, (2009)
-
Guo, Chengtao, (2012)
-
Yao, Shiqing, (2011)
- More ...