Cover Image

A hardware approach to value function iteration

Alessandro Peri (University of Colorado Boulder)
Year of publication:
June 13, 2019
Authors: Peri, Alessandro
Publisher: Boulder, Colorado : Department of Economics, University of Colorado Boulder
Subject: FPGA | Economics | Bellman Equation | Value Function Iteration | Theorie | Theory | Mathematische Optimierung | Mathematical programming | Dynamische Optimierung | Dynamic programming
freely available
Full text |
Check Google Scholar
In German libraries (KVK)
I need help

Which error do you want to report?

Report: URL of this record is broken

Please note: Sometimes more than one URL is available for a resource. Please click on "More Options" to display these URLs

Report: Addition of an URL to that resource

Please note: Sometimes more than one URL is available for a resource. Please click on "More Options" to display these URLs

Report: The language(s) of that resource is/are…

Please note: Required language not in the list? Please use comment field

Report: Addition of an identifier to that resource

Report: report typo

Report: Add statement

Report: Add keywords

Please use the commentary box to describe other errors

Would you like to receive a feedback?

Please type the code from the image

For general questions please use this address.

Persistent link: https://www.econbiz.de/10012041953
Similar items by subject
Similar items by person