SPECIAL SECTION ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS - Built-In Redundancy Analysis for Memory Yield Improvement
Year of publication: |
2003
|
---|---|
Authors: | Huang, C.-T. ; Wu, C.-F. ; Li, J.-F. ; Wu, C.-W. |
Published in: |
IEEE transactions on reliability : R ; IEEE T R. - New York, NY, ISSN 0018-9529, ZDB-ID 2416372. - Vol. 52.2003, 4, p. 386-399
|
Saved in:
Saved in favorites
Similar items by person
-
Pearn, W.L., (2004)
-
Wu, C.-F., (2006)
-
Bootstrap approach for supplier selection based on production yield
Wu, C.-W., (2008)
- More ...