The complexity of VLSI power-delay optimization by interconnect resizing
Konstantin Moiseev; Avinoam Kolodny; Shmuel Wimer
Year of publication: |
2012
|
---|---|
Authors: | Moiseev, Konstantin ; Kolodny, Avinoam ; Wimer, Shmuel |
Published in: |
Journal of combinatorial optimization. - Norwell, Mass. : Springer Science + Business Media, ISSN 1382-6905, ZDB-ID 1339574-9. - Vol. 23.2012, 2, p. 292-300
|
Saved in:
Saved in favorites
Similar items by person
-
On optimal flip-flop grouping for VLSI power minimization
Wimer, Shmuel, (2013)
-
On optimal flip-flop grouping for VLSI power minimization
Wimer, Shmuel, (2013)
-
Using well-solvable minimum cost exact covering for VLSI clock energy minimization
Wimer, Shmuel, (2014)
- More ...