//-->
Theoretical Papers - A multi-class multi-level capacitated lot sizing model
Hung, Y.-F., (2000)
Reduced simulation models of wafer fabrication facilities
Hung, Y.-F., (1999)
Industrial Papers - A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication
Hung, Y.-F., (1998)